

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/621,292	07/17/2003	Min-Chul San	8021-160 (SS-18118-US)	2476
22150 7:	590 11/15/2005		EXAM	INER
F. CHAU & ASSOCIATES, LLC 130 WOODBURY ROAD WOODBURY, NY 11797			PHAM, THANH V	
			ART UNIT	PAPER NUMBER
,			2823	

DATE MAILED: 11/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			H-
	Application No.	Applicant(s)	
	10/621,292	SAN ET AL.	
Office Action Summary	Examiner	Art Unit	
	Thanh V. Pham	2823	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REI WHICHEVER IS LONGER, FROM THE MAILING  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory per  - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI R 1.136(a). In no event, however, may a liod will apply and will expire SIX (6) MOI atute, cause the application to become A	CATION. reply be timely filed  NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 31	1 October 2005.		
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ T	his action is non-final.		
3) Since this application is in condition for allow	wance except for formal mat	ters, prosecution as to the merits is	
closed in accordance with the practice unde	er Ex parte Quayle, 1935 C.I	). 11, 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) 1,2,4-8,12,13,15-19,21-23,25 and	26 is/are pending in the app	lication.	
4a) Of the above claim(s) is/are without	drawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-2, 4-8, 12-13, 15-19, 21-23 and </u>	25-26 is/are rejected.		
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and	d/or election requirement.		
Application Papers			
9) The specification is objected to by the Exam	iner.		
10) The drawing(s) filed on is/are: a) a	accepted or b) objected to	by the Examiner.	
Applicant may not request that any objection to			
Replacement drawing sheet(s) including the cor			
11)☐ The oath or declaration is objected to by the	Examiner. Note the attache	d Office Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for fore	ign priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
a) All b) Some * c) None of:	•		
1. Certified copies of the priority docum	ents have been received.		
2. Certified copies of the priority docum			
<ol><li>Copies of the certified copies of the p</li></ol>		received in this National Stage	
application from the International Bur			
* See the attached detailed Office action for a	list of the certified copies no	: received.	
Attachment(s)			
1) Notice of References Cited (PTO-892)	•	Summary (PTO-413)	
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB.</li> </ul>		(s)/Mail Date Informal Patent Application (PTO-152)	
Paper No(s)/Mail Date	o) [_] Other:	<del></del> ·	

#### **DETAILED ACTION**

### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/31/2005 has been entered.

## Response to Amendment

## Claim Rejections - 35 USC § 103

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 3. Claims 1, 4-6 and 12, 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doan et al. US 5,196,360 in combination with Takeuchi US 5,766,997.

The Doan et al. reference discloses a method for fabricating a semiconductor device, figs 1-4, comprising:

forming a field region on a substrate 12 to define an active region; forming a gate pattern 22/14 on the active region, wherein the gate pattern includes sidewalls; forming spacers 24 on the sidewalls of the gate pattern; forming source/drain regions 16/18 aligned with the spacers on both sides of the gate pattern;

forming a metal film (claim 1) of titanium layer 28 for silicide on the entire surface of the substrate;

forming a N-rich titanium nitride layer 30 on the titanium layer, col. 4, lines 42-54; thermally treating the *titanium* layer 28 for silicide and the N-rich titanium layer 30 to form a titanium silicide layer on the gate pattern and the source/ drain region, col. 4, line 55 to col. 5, line 8;

and selectively removing the titanium layer for silicide and the N-rich titanium nitride layer, wherein a top portion of the titanium silicide on the gate pattern and the source/drain region is exposed, col. 5, lines 17-21.

Re claims 1, 4, 12-13, 15, the Doan et al. reference does not use Ni-based metal layer comprised of a nickel alloy for silicide on the silicon substrate but uses a metal film (claim 1). Re claim 12, the Doan et al. reference also does not disclose cleaning the substrate using a wet cleaning process.

The Takeuchi reference discloses a method for fabricating a semiconductor device, embodiment 4, comprising:

forming a field region on a substrate 121 to define an active region, fig. 12A; forming a gate pattern 125 on the active region, wherein the gate pattern includes sidewalls, fig. 12B; forming spacers 130/131 on the sidewalls of the gate pattern, fig. 12D; forming source/drain regions 127/128, 132/133 aligned with the spacers on both sides of the gate pattern; "the source region is damaged by ion implantation. Before

the silicide layer is formed, therefore, dilute HF <u>cleaning is generally performed</u> to exposed the surface of the silicon substrate", col. 9, lines 35-37;

forming <u>nickel</u> or *titanium* or *cobalt* (*re claims 3-4 and 14-*15) interchangeably, col. 1's lines 29-30, for a metal layer 136 for silicide on the entire surface of the substrate, *or a nickel alloy*, col. 7's lines 30-37:

a first metal is formed on the entire surface of the silicon substrate including the source region, the drain region and the gate electrode. The metal of which the first metal layer is formed is a metal which can form silicide when reacted with silicon (this metal will be hereinafter called "silicide forming metal"). This silicide forming metal is, for example, refractory metal, more specifically, <u>at least one</u> kind of metal selected from a group of tungsten (W), cobalt (Co), titanium (Ti) and nickel (Ni). The first metal can be formed by a known thin film forming technology, such as sputtering or CVD.

forming a titanium nitride layer 137 on the Ni-based metal layer 136; col. 7, lines 42-62:

Then, a reaction suppressing layer is formed on the first metal layer including at least above the drain region and excluding above the source region. ...

The reaction suppressing layer is formed of a material which causes no silicidation with silicon, or low-resistance material which may cause a silicidation but has a lower reactivity than the mentioned metal. One example of the material for the reaction suppressing layer is a metal nitride. This metal nitride may be a nitride of the aforementioned silicide forming metal. More specifically, the metal nitride is at least one kind selected from a group of titanium nitride, cobalt nitride, nickel nitride and tungsten nitride. When the reaction suppressing layer is formed of a metal nitride, this metal nitride should not necessarily be a nitride of the same metal as is used for the first metal layer. When a metal nitride is the material for the reaction suppressing layer, this layer may be formed by CVD, sputtering and the other applicable to this process.

thermally treating the <u>Ni-based metal</u> layer *comprised of nickel alloy* for silicide and the titanium nitride layer to form a nickel silicide layer on the gate pattern and the source/drain region, col. 17, lines 24-30; and

selectively removing the Ni-based metal layer for silicide and the titanium nitride layer, wherein a top portion of the nickel silicide on the gate pattern and the source/drain region is exposed, col. 17, lines 39-41.

Re claims 1 and 12, the Takeuchi reference does not use N-rich titanium nitride but uses titanium nitride and makes the titanium nitride layer enriched with nitrogen while annealing "under the nitrogen or ammonia environment", col. 8, lines 12-13.

It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the metal layer for silicide of the Doan et al. reference with material of nickel or nickel alloy as taught by Takeuchi because the nickel layer for silicide of Takeuchi would provide the metal layer for silicide of Doan et al. the same characteristic as analyzed by Takeuchi to enhance the reduction in sheet resistance (Takeuchi's col. 1, lines 24 and 65).

Alternatively, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide the method of Takeuchi with N-rich titanium nitride of Doan because the N-rich titanium nitride of Doan would provide the titanium nitride of Takeuchi with inhibition ability of "outgrowth of silicide and potential short circuit paths between adjacent silicide contact areas" (Doan's abstract).

Further, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide the process of Doan et al. with the step of cleaning the

substrate using a wet cleaning process as taught by Takeuchi as the cleaning step would be selected in order to expose the surface of the silicon substrate.

Use of Ni-based metal comprised of nickel alloy and N-rich titanium nitride in the combination would provide "the nickel silicide on the gate pattern neither shorted nor cut, a pit is prevented from being formed in a boundary area between the active region and the field region, and lumping of the nickel silicide is prevented and a silicide residue is prevented from remaining on the spacers and the field region" as claimed and wellsuited with Doan et al.'s col. 6, line 62 to col. 7, line 6 "for inhibiting outgrowth of adjacent silicide contact areas which have the potential for forming short circuit paths between the silicide contact area" and preventing "pitting of the silicon substrate", col. 4, lines 64-68.

Re claims 5 and 16, the Doan et al. reference discloses the chemical formula TiN, where x>1 or from about 1 to 2 or 1.1 to 1.3 (col. 2, line 8, col. 3, lines 24-31, col. 6, line 8).

Re claims 6 and 17, the Takeuchi reference discloses the thermal treatment for forming nickel silicide layer is carried out using a RTN, col. 8, line 11, not in vacuum but obviously must be in a thermal system.

4. Claims 2, 7-8 and 13, 18-19, 21-23 and 25-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Doan et al. with Takeuchi ⇒ as applied to claims 1, 4-6 and 12, 15-17 above, and further in view of Catabay et al. US 6,503,840 B2, Jaiswal et al. US 6,664,166 B1 and Hill et al. US 6,775,046 B2.

The combination of Doan et al. and Takeuchi teaches substantially all of the instant steps of the method for fabricating a semiconductor device. Although <u>Doan et al.</u> teaches the transistor structure is formed using conventional technique, *metal* layer 28 for silicide and nitrogen-rich titanium nitride layer 30 are formed by sputtering (col. 4, lines 2-4 and 35-54), and <u>Takeuchi teaches</u> cleaning the surface of the substrate and forming the Ni-based metal layer *comprised of nickel alloy* and titanium nitride layer by sputtering; <u>none of the reference teaches</u> at what temperature the Ni-based metal layer is formed and using RF sputtering etching to remove particles from the surface of the substrate in situ with the formation of Ni-based layer and TiN layer.

Re claims 2, 13, 19, 21-23 and 25-26, the Hill et al. reference teaches, col. 9, lines 34-45

As known, the temperature at which the target is maintained influences the composition of the alloy that is deposited on the substrate during sputtering. As example, if the block of metal in dish 27 is a titanium <u>nickel alloy</u> of 50% titanium and 50% <u>nickel</u>, and that target is <u>at room temperature during</u> the <u>sputtering</u> process, <u>the alloy deposited on the substrate will be different in composition</u>, namely, 48% titanium and 52% <u>nickel</u>. If the target is <u>at 100 degrees C. during</u> the sputtering process, then the composition of the deposited alloy will be 49% titanium and 51% nickel. And if the target is maintained at <u>a temperature of 200 degrees C. during</u> the sputtering process, the deposited alloy will be 50% titanium and 50% nickel.

Choice of temperature in the formation of elements would have been a matter of routine optimization because temperature is known to affect device properties and would depend on the desired device density on the finished wafer and the desired device characteristics as taught by Hill at al. One of ordinary skill in the art would have

been led to the recited temperature through routine experimentation to achieve desired deposition and reaction rates. It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the process of the combination with the Ni-based metal *comprised of nickel alloy* sputtering with selected temperature of about 25 to 500 °C in a thermal treatment system because the sputtering of Ni-based metal within the selected temperature range in the system would give the process of the combination with the desired metal as taught by Hill et al.

Re claims 7-8, 18-19, 21-23 and 25-26, the Catabay et al. reference discloses the process wherein the contaminated surface is solvent cleaned to remove residues and then RF cleaned before titanium and then titanium nitride are deposited over the surface in the same chamber, abstract. And/or the Jaiswal et al. reference discloses "a method for processing a partially fabricated semiconductor wafer ... including performing a wet pre-metallization cleaning step on the surface of the wafer, performing an RF plasma sputter etching process ... while maintaining unbroken vacuum conditions ... and depositing a layer of metal on the surface of the wafer ... a stabilization bake cycle then is performed on the wafer", col. 2, lines 50-66.

It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the cleaning and depositing of the combination of Doan et al. and Takeuchi with the teachings of Catabay et al. and/or Jaiswal et al. because the steps of cleaning/etching and depositing of Catabay et al. and/or Jaiswal et al. would provide the process of Doan et al and Takeuchi with continuous process and preventing further contamination.

Application/Control Number: 10/621,292 Page 9

Art Unit: 2823

## Response to Arguments

5. Applicant's arguments filed 10/31/2005 have been fully considered but they are not persuasive.

- 6. With the newly added limitation of Ni-based metal layer *comprised of nickel alloy*, applicant argues that none of the reference discloses that limitation. However, as pointed out in the above rejection the Takeuchi reference discloses this.
- 7. The arguments of the usefulness and difference of cobalt and titanium silicides are irrelevant to the rejection though not different from the argument of Takeuchi's col. 17, line 61 to col. 18, line 50.
- 8. For the above reasons, the rejections are maintained.

#### Conclusion

- 9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh V. Pham whose telephone number is 571-272-1866. The examiner can normally be reached on M-T (6:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/621,292 Page 10

Art Unit: 2823

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

11/08/2005

George Fourson Primary Examiner